High resolution digital-to-time converter based on FPGA

Wang Wei; Zhang Ruifeng

doi:10.11884/HPLPB202335.220072

Volume 35 Issue 3

Mar. 2023

Turn off MathJax

Article Contents

Article Navigation > High Power Laser and Particle Beams > 2023 > 35(3): 035006

Wang Wei, Zhang Ruifeng. High resolution digital-to-time converter based on FPGA[J]. High Power Laser and Particle Beams, 2023, 35: 035006. doi: 10.11884/HPLPB202335.220072

Citation:

Wang Wei, Zhang Ruifeng. High resolution digital-to-time converter based on FPGA[J]. High Power Laser and Particle Beams, 2023, 35: 035006. doi: 10.11884/HPLPB202335.220072

Wang Wei, Zhang Ruifeng. High resolution digital-to-time converter based on FPGA[J]. High Power Laser and Particle Beams, 2023, 35: 035006. doi: 10.11884/HPLPB202335.220072

Citation:

Wang Wei, Zhang Ruifeng. High resolution digital-to-time converter based on FPGA[J]. High Power Laser and Particle Beams, 2023, 35: 035006. doi: 10.11884/HPLPB202335.220072

PDF( 1631 KB)

High resolution digital-to-time converter based on FPGA

doi: 10.11884/HPLPB202335.220072

School of Microelectronics, Tianjin University, Tianjin 300072, China

Received Date: 2022-03-15
Rev Recd Date: 2022-11-10

Available Online: 2022-11-09

Publish Date: 2023-03-01

Abstract

Abstract

Aiming at the requirement of large-scale switch synchronous triggering in all-solid-state linear transformer driver (LTD), this paper designs a new dual-channel synchronous high-resolution digital-to-time converter (DTC) based on the vernier method and pre-phase shift technology. On the basis of the original vernier DTC, the relationship between the overlapping positions of different generated pulse phases is calculated in advance, and the clock signal meets the phase relationship in advance through phase shift and phase detection, so as to achieve the purpose of triggering multiple pulse signals of different widths at the same time. The realization principle and circuit design module of DTC are expounded in detail, and the simulation and Field Programmable Gate Array (FPGA) realization are carried out. At the same time, the realization result is tested, analyzed and discussed. On the Xilinx ARTIX-7 FPGA development board, the resolution of the first pulse signal is 0.85 ps, and the differential nonlinearity (DNL) and integral nonlinearity (INL) are −2.55～2.17 LSB and −7.33～7.05 LSB, respectively. The resolution of the second pulse signal is 17.1131 ps, DNL and INL are −0.005～0.0105 LSB and −0.299～0.288 LSB respectively, and the performance of DTC can still be guaranteed in the ambient temperature of 0～80 ℃. The results show that this DTC has the advantages of simple implementation, low cost and high performance.
- digital-to-time converter,
- vernier method,
- pre-phase shift,
- MMCM,
- synchronous trigger

FullText(HTML)

References(13)

References

[1]	Zhang Min, Wang Hai, Liu Yan. Digital-to-time converter with 3.93 ps resolution implemented on FPGA chips[J]. IEEE Access, 2017, 5: 6842-6848. doi: 10.1109/ACCESS.2017.2700055
[2]	Zou Lianfeng, Gupta S, Caloz C. A simple picosecond pulse generator based on a pair of step recovery diodes[J]. IEEE Microwave and Wireless Components Letters, 2017, 27(5): 467-469. doi: 10.1109/LMWC.2017.2690880
[3]	Ru J Z, Palattella C, Geraedts P, et al. A high-linearity digital-to-time converter technique: constant-slope charging[J]. IEEE Journal of Solid-State Circuits, 2015, 50(6): 1412-1423. doi: 10.1109/JSSC.2015.2414421
[4]	Alahdab S, Mäntyniemi A, Kostamovaara J. A 12-bit digital-to-time converter (DTC) with sub-ps-level resolution using current DAC and differential switch for time-to-digital converter (TDC)[C]//Proceedings of 2012 IEEE International Instrumentation and Measurement Technology Conference. 2012: 2668-2671.
[5]	Yao Yuan, Wang Zhaoqi, Lu Houbing, et al. Design of time interval generator based on hybrid counting method[J]. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2016, 832: 103-107.
[6]	Chen P, Chen Poyu, Lai Juanshan, et al. FPGA vernier digital-to-time converter with 1.58 ps resolution and 59.3 minutes operation range[J]. IEEE Transactions on Circuits and Systems, 2010, 57(6): 1134-1142. doi: 10.1109/TCSI.2009.2028748
[7]	Al-Ahdab S, Mäntyniemi A, Kostamovaara J. A 12-bit digital-to-time converter (DTC) for time-to-digital converter (TDC) and other time domain signal processing applications[C]//Proceedings of NORCHIP 2010. 2010: 1-4.
[8]	Roberts G W, Ali-Bakhshian M. A brief introduction to time-to-digital and digital-to-time converters[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57(3): 153-157. doi: 10.1109/TCSII.2010.2043382
[9]	Elian A F, Elfadel I M, Shabra A. A reconfigurable DLL-based digital-to-time converter using charge pump current interpolation and digital predistortion linearization[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(5): 763-767. doi: 10.1109/TCSII.2019.2909431
[10]	Wang Hai, Zhang Min, Liu Yan. High-resolution digital-to-time converter implemented in an FPGA chip[J]. Applied Sciences, 2017, 7(1): 52. doi: 10.3390/app7010052
[11]	潘昭浩, 张政权, 刘庆想, 等. 高精度多路脉冲延时技术[J]. 强激光与粒子束, 2021, 33:105001 doi: 10.11884/HPLPB202133.210082 Pan Zhaohao, Zhang Zhengquan, Liu Qingxiang, et al. High-precision multi-channel pulse delay technology[J]. High Power Laser and Particle Beams, 2021, 33: 105001 doi: 10.11884/HPLPB202133.210082
[12]	Xilinx Corp. 7 Series FPGAs clocking resources user guide[EB/OL]. [2018-07-30]. https://docs.xilinx.com/v/u/en-US/ug472_7Series_Clocking.
[13]	Yao C Y, Hsia W C, Tsai P J, et al. The vernier-based TDC employing soft-injection-locked ring oscillators[C]//2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings. 2012: 2291-2294.